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ABSTRACT
Temperature dependent measurements have been used to examine
transport mechanisms and energy band structure in MOS devices. In
this study, a comparison between high-k HfO2 dielectrics and
conventional SiO2 dielectrics is made to investigate dielectric
specific thermally activated mechanisms. Temperature dependent
measurements on large area n/pMOSFETs composed of SiO2 and
HfO2/SiO2 gate dielectrics were performed from 5.6K to 300K. A
large increase in the gate leakage current is observed at the formation
of the minority carrier channel. The data indicate that gate leakage
current prior to the formation of the minority channel is carrier rate
limited while gate leakage current is tunneling rate limited above the
threshold voltage. Gate leakage current measurements show two
distinct Arrhenius transport regimes for both SiO2 and HfO2 gate
dielectrics. The Arrhenius behavior of the gate leakage current is
characterized by a strong temperature dependent regime and a weak
temperature dependent regime. The activation energy of the strong
temperature regime is found to vary with the applied gate voltage.
Frenkel-Poole or other electric field models are able to explain the
gate voltage dependence of the gate leakage current for the lowtemperature/voltage regime investigated. The data suggest that the
variation of the activation energy for the Arrhenius behavior is
weakly electric-field driven and strongly voltage, or Fermi energy
level, driven. The weak electric field and strong voltage dependence
of the thermal characteristics of the gate leakage current may point to
trap densities within the HfO2 that vary in energy (hence applied
voltage) as responsible for the observed activation energies. Trap
assisted tunneling (or hopping) could be implicated as the transport
mechanism.

Temperature dependent measurements on HfO2 have reported
Frenkel-Poole conduction with various trap depths between 0.35eV
and 1.5eV below the conduction band [7, 8, 11]. Temperature
dependent charge trapping experiments have been performed and
indicate a large presence of charge traps around 0.35eV which
contribute to threshold instabilities [12]. Band offsets have been
measured using Schottky emission [11] and transient and steady state
currents have been measured and modeled [9, 10], demonstrating the
advantage of temperature dependent measurements.

Despite the large amount of temperature dependent work for
understanding carrier transport in HfO2, the majority of the work has
focused on above room temperature measurements with few studies
analyzing transport below room temperature and even fewer at
cryogenic temperatures below 77K.
Although 77K reduces thermal smearing of the Fermi energy
level (Ef) relative to room temperature, it is clear that temperatures
much closer to OK provide an appreciably sharper energy probe (Fig.
1). This work attempts to provide a clearer understanding of the
trends observed in carrier transport of HfO2 by investigating gate
leakage currents in the low temperature regime ranging from 5.6K to
300K. Two different gate stacks of TiN/HfO2/SiO2/Si and a
TiN/SiO2/Si are measured and both nMOSFETs and pMOSFETs are
used. A comparison between the HfO2/SiO2 and SiO2 gate stack
allows temperature specific trends of the HfO2 to be identified. Low
temperatures and finer temperature increments minimize thermal
smearing and can reveal convoluted or competing mechanisms
providing further insight to carrier transport in HfO2/SiO2 gate
stacks.

INTRODUCTION

Temperature

Understanding carrier transport is critical to development of
reliability models of metal oxide semiconductor field effect
transistors (MOSFETs). Identifying carrier transport (e.g., FowlerNordheim, Frenkel-Poole, etc.) provides reliability models with a
physical basis to enhance the understanding of device limitations and
potential solutions. A detailed knowledge of carrier transport can
give insight to defects that are present in the oxide (a defect mediated
transport), in which energy is deposited and transport of transient
charges give rise to threshold instabilities. Temperature dependent
measurements of the gate leakage current have been used extensively
to understand carrier transport through many different gate
dielectrics such as silicon nitride [1, 2], titanium oxide [3], aluminum
oxide [4], europium oxide [5], zirconium oxide [6], and others. With
the emergence of hafnium oxide (HfO2) as the next gate dielectric to
replace silicon dioxide (SiO2), it is not unexpected that temperature
dependent measurements have been made to assess its electrical
properties [7-1 1].

48

5.6

40 ~o

77
300

5.6K

30

X

20
10 o

n

77K

-0.10

-0.05

0

E-Ef (eV)

300K

0.05

0.10

Fig. 1: Thermal broadening function, FT(E) =D02(E), as a function of
E-Ef at 5.6K, 77K and 300K. The energy distribution at 5.6K is
significantly narrower allowing the Ef position to be known much
more accurately.
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This paper is presented as follows. First, the test devices and
experimental procedure are presented. Next, general observations in
the behavior of the gate leakage current, over a broad temperature
range, are illustrated. The Arrhenius behavior of the gate leakage
current is then described followed by an analysis of the activation
energies and approaches used to correct for electric field dependence.

TEST DEVICES AND EXPERIMENTAL
PROCEDURE

RESULTS AND DISCUSSION
Gate leakage currents for nMOSFETs and pMOSFETs composed
of HfO2/SiO2 and SiO2 are shown in Figs. 2 and 3, respectively. For
both n- and pMOSFETs, the HfO2/SiO2 gate stack shows a larger
increase in gate leakage current with temperature than the SiO2 gate
stacks. For positive gate biases of IV, the high-k gate nMOSFET
shows over an order of magnitude increase in gate leakage current
with the pMOSFET showing over three orders of magnitude
increase. While the increase in gate leakage current for -1V gate
biases is lower than IV gate biases, it is still higher than SiO2. Since
equivalent oxide thicknesses, EOTs, are relatively similar (EOThigh-k
= 1.3nm and EOTsio2 = 2nm), the HfO2/SiO2 gate leakage current
data differ from the SiO2 data most likely because of the HfO2
defects, phonon modes, and perhaps carrier transport modes.
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Fig. 2: Gate leakage current for nMOSFETs composed of a
HfO2/SiO2 gate dielectric and a SiO2 gate dielectric for temperatures
ranging from 5.6K to 300K. The encircled region marks the weak
inversion regime of MOS operation and shows a large increase gate
leakage current.
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Devices used in this study are MOSFETs fabricated using a
standard CMOS process flow including 1000°C/10s dopant
activation and 480°C forming gas anneals. The gate stack of each
MOSFET consists of a titanium nitride (TiN) metal gate and a
dielectric bi-layer of 3nm of ALD HfO2 on a 1. nm chemically
grown SiO2 IL. A more detailed fabrication description is presented
in [13]. A control wafer composed of 2nm SiO2 is used as a base to
compare the HfO2 samples. Test devices are large 30ptm/30ptm
(width/length) and 50ptm/50ptm MOSFETs to increase the signal to
noise ratio of the gate leakage current. A Janis custom built variable
range probe station (5.6-450K) with actively cooled Kelvin probes
combined with a Keithley 4200SCS with remote pre-amps was used
in the measurements.
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Fig. 3: Gate leakage current for pMOSFETs composed of a
HfO2/SiO2 gate dielectric and a SiO2 gate dielectric for temperatures
ranging from 5.6K to 300K. The encircled region marks the weak
inversion regime. For accumulation (positive voltages), the gate
leakage current decreases dramatically at very low temperatures
-25K.

General Temperature Observations
The gate current versus gate voltage (IG- VG) temperature
dependent curves for both n- and pMOSFETs show similar trends in
three different regimes. These regimes are: 1) weak inversion - see
encircled region in Figs. 2 and 3; 2) relatively large positive gate
biases (0.7V to IV); and 3) relatively large negative biases (--1V).
The following subsections propose qualitative explanations for the
temperature increases for the three regimes.
Weak Inversion - For both n- and pMOSFETs composed of
HfO2/SiO2 and SiO2 gate dielectrics, a large increase in the gate
leakage current, Jgateleak, is observed during weak inversion, the
encircled region in Figs. 2 and 3. As the temperature increases, the
slope of the sudden increase in the Jgate-leak decreases following
temperature dependent trends in sub-threshold slope [14]. Applying a
3kBT bias between the source and drain [14] to measure the presence
of inversion charge reveals the sudden increase in Jgate-leak
corresponds to the sudden increases of minority carriers in the
channel (Fig. 4).

The data of Figs. 4 and 5 suggest carrier-limited and tunnelinglimited regimes. Consider Fig 5, the data indicate the first carriers
that enter the channel from the source and drain do not flow from the
source to the drain (i.e., source and drain current are asymmetric
across the voltage axis), but from the source and drain through the
gate thereby increasing the Jgate-leak. Prior to the threshold voltage,
depletion/weak inversion, the gate leakage current is carrier-limited,
due to the absence of minority carriers, labeled in Fig. 4. It appears
that the Jgateleak then saturates even as the inversion charge continues
to increase exponentially before losing its exponential dependence
with the gate bias. Since carrier concentration is increasing but
carrier transport (i.e., tunneling) is saturating, tunneling is selflimiting indicating a tunneling-limited mechanism, labeled in Fig. 4.
As temperatures increase, the transition between tunneling-limited
and carrier-limited tunneling occurs at lower voltages due to the
increased number of minority carriers as temperatures increase.
Above the threshold voltage however, enough minority carriers are
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present so that the tunneling current is tunneling-limited over the
temperature range investigated.
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Fig. 4: A comparison of source current, a measure of the inversion
charge, to the gate leakage current. The slope in the increase of the
gate leakage current matches the sub-threshold slope in the source
current. Current is tunneling rate limited above the threshold voltage
(VTH) and carrier rate limited below -VTH at low temperatures.
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Fig. 5: A plot of all four terminal currents in a HfO2/SiO2 pMOSFET.
Tunneling current (i.e., gate current) is carrier starved as observed by
the increase in the gate leakage current corresponding to the presence
of minority carriers flowing from the source and drain to the gate.
Relatively Large Positive Gate Biases: VGate 0.7V to lV - As
the gate bias increases, the Fermi energy level in the silicon moves
closer to the conduction band of the HfO2, Fig. 6a. Nevertheless, at
low temperatures (i.e., minimal thermal broadening - Fig. 1) and low
voltages, the Fermi level is not close enough to access defect states
near the HfO2 conduction band. As the temperature increases, the
thermal energy distribution broadens (Fig. 1) allowing electrons to
occupy higher energy levels in the silicon that have a greater
probability to coincide with defect levels in the HfO2, Fig. 6a. The
combined qualitative result is the temperature dependence of the gate
leakage current increases as the gate voltage increases.

n
a)
b)
Fig. 6: Energy band diagram of a HfO2/SiO2 nMOSFET at four
different gate biases, a) 0.8V and lV and in b) -0.8V and IV. As
indicated in a), the HfO2 conduction band becomes closer to the
silicon Fermi energy with increasing positive gate bias. Conduction
electrons in the silicon are moved even closer in energy to the HfO2
conduction band with temperature for positive gate bias, part a). In b)
as the voltage becomes more negative, the silicon Fermi energy level
is further away from defects near the HfO2 conduction band. Created
using [15].

Examining the relative increase in Jgatejeak, (A/gate,J5.6K,gate), in
Fig. 7., it is observed that as the gate voltage increases so does the
relative Jgate.leak. The relative Jgate.leak increase at 300K for a gate bias
of lV is 6 fold. This increase in gate leakage current is much higher
than the theoretical increase based on the work of Ling-Feng Mao
which shows only a 0.2 fold increase at a gate bias of lV [10]. In
Mao's work, changes in tunneling currents due to changes in
effective mass are calculated for various temperatures. When applied
to this work, a large gate leakage current composed of defect
mediated leakage current may explain the higher relative gate
leakage current increase in Fig. 7. The relative increase in Jgate.leak for
the SiO2 samples is not as large as the high-k samples but is also
higher than what is predicted in [10]. It is important to note that the
work done by Mao was for HfSiO not HfO2 which also may account
for some differences.
Relatively Large Negative gate Biases: VGate, -lV - For high-k
samples, when the gate bias increases in the negative voltage
direction, the Fermi energy level in the silicon moves further away
from defects near the HfO2 conduction band, Fig. 6b. This results in
the temperature dependence of the relative gate leakage current
decreasing as the voltage decreases. This is observed in Figs. 2 and 3
near VGate = -IV; as the gate voltage decreases the spread of the gate
leakage current decreases. The relative gate leakage current for the
negative bias regime (not shown) shows the opposite trend for
positive gate biases, Fig. 7. Comparing to the theoretical work by
Mao, the relative gate leakage current should not decrease with
increasing voltage. This may further point to defect mediated
tunneling as the primary component for the temperature dependence
of the gate leakage current. As the gate voltage is decreased for
negative voltages, fewer defects are being accessed which contribute
less to the temperature dependence. As was seen in the positive bias
regime, the negative bias regime also shows a significantly smaller
temperature dependent increase for SiO2 compared to HfO2. Thus,
increases in the direct tunneling current due to thermal broadening of
carriers (Fig. 1) in the TiN metal gate and silicon substrate are
thought to have a smaller impact on the large increase in the
temperature dependence of the HfO2 gate leakage current.
As the gate voltage continues to increase in the negative direction
beyond -lV, the Fermi energy level in the TiN metal gate becomes
closer to the defects near the HfO2 conduction band. It can be
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expected then, in a gate leakage current dominated by defect
mediated tunneling, that the relative increase in the gate leakage
current should increase at these higher voltages. Figure 8. shows the
gate leakage current for -IV and -2V. As indicated, the relative gate
leakage current increases from 1.21 and -IV to 2.55 at -2V consistent
with the proposed mechanism.
7
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Fig. 7: Plot of the relative gate leakage current increase over the
temperature range of 5.6K to 300K for gate voltages of 0.8, 0.9, and
1V. The relative increase in gate leakage current for HfO2/SiO2 gate
dielectric is much higher than SiO2 and the theoretical analysis done
in [10]. Defect mediated tunneling in the HfO2 devices may account
for the difference.
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Fig. 8: Plot of the gate leakage current for voltages from -1V to -2V.
As the temperature increases at these higher voltages, the change in
Jgate increases indicating an increased temperature dependence. An
increase in Jgate with temperature is consistent with electrons from
the TiN metal gate accessing defect levels in near the HfO2
conduction band.

Arrhenius Behavior
The Arrhenius behavior of the Jgate-ieai& reveals two different
transport regimes for both HfO2/SiO2 and SiO2 MOSFETs (Fig. 9)
with the exception of HfO2 pMOSFETs in accumulation. The two
different transport regimes can be characterized by a weak
t=I eV activation
temperature sensitive regime (5.6K to 50K) with
energies and a strong temperature regime
(f450K to at least 300K)
with a very wide temperature transition regime. Two transport
regimes were also observed by Compagnoni et al. [91. They report
activation energies
d87meV for temperatures higher than 165K and
5meV for the lower temperature regime in experiments performed to
a minimum temperature of 77K. In this study, a lower activation
energy of -30pteV is found, indicating a very weak temperature
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dependence. The inset of Fig. 9 shows the data of this study in a
temperature regime down to which Compagnoni et al. investigated
(i.e., 77K). In this regime, an activation energy of 4.5meV is
determined, which is consistent with the activation energy reported
by Compagnoni et al. (Fig. 9 inset). The much larger activation
energy of 4.5meV is explained by realizing that the range of
temperature used down to 77K to calculate the activation energy is in
a transition region which is not linear (Fig. 9).
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Fig. 9: Arrhenius plot of the gate leakage current density for
HfO2/SiO2 and SiO2 MOSFETs showing two different transport
regimes, a weak temperature dependent -30pteV regime and a highly
temperature dependent regime. For gate leakage currents from
=125K to 77K which appears linear (inset), the weak temperature
regime has and activation energy of 4.5meV. As the measurements
continue to 5.6K, =125K to 77K is in a transition region and not
linear.
Four different transport regimes can be seen in HfO2/SiO2
pMOSFETs in accumulation (Fig. 10). Transport regimes labeled 1
and 2 in Fig. 10 are similar in activation energy and transition
temperature as HfO2/SiO2 nMOSFETs. In addition, the pMOSFETs
show transports regimes labeled 3 and 4. The activation energy
calculated for regime 3 is approximately -4meV. A transition
between 3 and 2 occurs at temperature of about 25K. Transport
regime 4 exists below -9K and is weakly temperature dependent. It
is unclear at this point what might cause such a response. The Fermi
energy level in the silicon for similar biases in HfO2/SiO2
nMOSFETs and pMOSFETs are aligned to relatively the same
energy level in the HfO2 so it is unlikely that a different energy range
is accessed in the pMOSFET.

The slopes of the transport regimes (i.e., activation energy, EA)
change with gate voltage for both HfO2/SiO2 and SiO2, Fig. 11. The
SiO2 range of activation energies are lower than the high-k range of
EAs, and vary from 10meV to 40meV. The EAs for the high-k samples
range from 20meV to 90meV depending on the gate bias. The high-k
EAS are somewhat low as compared to [12]. This may be because the
EAs have not been corrected for the electric field effect on the trap
[12, 16] or that the EA extracted from [12] was using threshold
voltage shift data. Rough correction calculations using [16], show
that the EAs would increase by -200meV towards that of [12]. Both
the HfO2/SiO2 and SiO2 samples exhibit a transport regime that is
51,1
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nearly independent of temperature in the low temperature range
probably due to a low phonon density.
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Fig. 10: Arrhenius plot of HfO2/SiO2 pMOSFET in accumulation
(+VGate). Four different transport regimes are observed and indicated
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Consider the range of temperatures in which a transition between
carrier transport regimes occurs. Within a given transition range of
temperatures, there exists a midpoint temperature which we shall
define as the "center transition temperature". The center transition
temperature for the transition regime between the highly dependent
temperature regime (T > -200K) and the weakly temperature
dependent regime (T < -50K) is plotted as a function of Vgate in Fig.
12. The HfO2/SiO2 MOSFETs on average show a lower center
transition temperature than the SiO2 MOSFETs. Although HfO2 and
SiO2 both display two carrier transport regimes, the higher center
transition temperature coupled with the lower activation energy in
SiO2, may explain the small gate leakage current temperature
dependence observed in Figs. 2 and 3. The smaller EA and higher
center transition temperature in SiO2 indicates a significant
difference in the carrier transport in SiO2 compared to HfO2.
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As was alluded to in the previous section, a common correction
factor to EAs is the electric field. A typical electric field correction
factor is Frenkel-Poole [17]. In Frenkel-Poole conduction, the
amount of energy required for an electron to move from the localized
trap to the conduction band is reduced in the presence of an electric
field (EOX) [18-20]. The higher the electric field, the less energy is
needed for the electron to escape. This results in lower activation
energies at higher electric fields. The equation describing FrenkelPoole conduction (JFP) is given as:
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of free space, and k is the dielectric constant. From (1), the
dependence on the electric field is seen in the pre-exponential and as
a modifier to the numerator of the exponent, or the activation energy.
It is therefore important to accurately extract the electric field. Below
are several methods of calculating the electric field.
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where VFB is the flat-band voltage, Co, SiO2 is the SiO2 layer
capacitance, Cox,HfO2 is the HfO2 layer capacitance, to, is the dielectric
thickness, and Os is the surface potential in the silicon which is a
function of gate voltage. In (2) the voltage across the oxide is
approximated as the difference in the gate voltage and flat-band
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voltage and is converted to an electric field through the dielectric
thickness. For a two dielectric gate stack and assuming the traps are
located in the HfO2 dielectric, the voltage across the HfO2 dielectric
is modified by the capacitances of each dielectric layer as shown (3).
At low voltages, the surface potential in the silicon accounts for a
large part of the total gate voltage drop and cannot be ignored.
Accounting for the surface potential drop in the silicon, qs(VGa,e),
which reduces the voltage across the HfO2 is done in (4). Using
SILVACO, the electric field in the HfO2 layer for various voltages
was simulated for temperatures ranging from 10K to 300K. Results
indicate that the electric field changes little with temperature and are
closely approximated with [15] (Fig. 13). A plot of the four ways
discussed to calculate the electric field is shown in Fig. 13. A
significant difference in the manner the electric field through the
HfO2 is calculated is observed, particularly in inversion. Substantial
error can occur when performing an electric field correction if an
insufficient method is used to calculate the electric field through the
HfO2.
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Fig. 13: Plot of the electric field calculated three different ways using
equations (2) - (4). The extracted electric field at low voltages
depends greatly on the chosen method. The electric field was
calculated for temperatures ranging from 1OK-300K using
SILVACO and are observed to vary little. EOX,Hfo2 can be
approximated to SILVACO using the band diagram program [15].
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Examining EA as a function of gate voltage, Fig. 11, the activation
energy decreases and increases, as the gate voltage increases. A more
plausible explanation to the varying EAs maybe due to the position of
the Fermi energy level and different temperature dependent transport
traps being accessed as the gate voltage changes. We suspect that as
the Fermi energy level begins to coincide with a high density of
defect states that the EA should decrease. Conversely, the further in
energy the Fermi energy level is from traps, the great EA should be.

Carrier transport mechanisms at low temperatures and low
voltages are not well understood in HfO2 gate dielectrics. By
comparing the temperature dependence of the gate leakage current in
HfO2 to SiO2, a better understanding of the transport mechanism
specific to HfO2 can be realized. Gate leakage current measurements
on HfO2/SiO2 gate dielectrics and SiO2 gate dielectrics were made
for temperatures ranging from 5.6K to 300K. Results indicate a
strong increase in the gate leakage current for both HfO2/SiO2 and
SiO2 dielectrics in the weak inversion regime which is attributed to
the increase in minority carriers in the channel. HfO2/SiO2 dielectrics
show a large temperature dependence compared to SiO2. In
HfO2/SiO2 for positive voltage -1V, the temperature dependence
increases with gate voltage, this is thought to occur due to increased
interaction of electrons with defects near the HfO2 conduction band.
For HfO2/SiO2 operating near -1V, the temperature dependence
decreases as the gate voltage becomes more negative, and is
attributed to traps nears in HfO2 the conduction band becoming
inaccessible. Both HfO2/SiO2 and SiO2 dielectrics show two
transport regimes on an Arrhenius graph with pMOSFET HfO2/SiO2
dielectrics showing four in accumulation. The activation energy for
the transport regime for T > -150K varies with gate voltage and
cannot be modeled with a Frenkel-Poole or electric field approach.
Care must be taken when calculating the electric field at low gate
voltages (e.g., close to use conditions) as band bending in the silicon
consumes a significant portion of the applied gate voltage. Variations
in the activation energy with respect to gate voltage indicate a weak
electric field dependence and are probably more dependent on the
Fermi energy level alignment with defects in the HfO2.
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Using a linear fit, the trap depth at flat-band is near OeV and,
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activation energy as the electric field increases. The increase in EA as
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Frenkel-Poole analysis fails here, but has been successful in
explaining the temperature dependence in the work of many others,
may be due to the low voltage and low temperature regime discussed
here. That is, it is reasonable to expect that traps in the HfO2 are
more easily accessed at high voltages and temperatures. FrenkelPoole transport has been shown in similar samples for higher gate
voltages from I to 2V [21].
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QtuESTIONS AND ANSW1ERS
Q: Does your electric field equation include the effects of charge
trapping?
A: No, the electric field equation assumes no charge trapping.
Q: Have you ever tried to solve for electric field using the continuity of
conductance?
A: No, we have not. All of the electric field calculations used so far
assume no current transport through the dielectrics.
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